

(11) 58-186288 (A)	(43) 31.10.1983	(19) JP
(21) Appl. No. 57-68293	(22) 23.4.1982	
(71) TOKYO SHIBAURA DENKI K.K.	(72) MASAOKI NISHIURA	
(51) Int. Cl. ³ H04N9/491, G09G1/28		

CONSTITUTION: Two sets of R, G, B color signal data are latched at a latch circuit 18 in advance with a decoder 17, and either one set is selected at a switching circuit 19 in synchronizing with the high and low level of the series pattern data. With the pattern data converted into the serial data, a switching circuit 19 is controlled to decide which of color signal data ($l=R, G, B$) ($J=$ color signal data at a latch circuit 18 at each 8-bit period of the serial pattern data and the preparation is executed in advance, then the circuit 19 performs mere selection (color signal data l or J). Thus, in the decoder 17, sufficient time margin is provided for the time decoding the color data from a color information memory 13, allowing to prevent the malfunction due to shortage of access time.

(11) 58-186289 (A)	(43) 31.10.1983	(19) JP
(21) Appl. No. 57-67174	(22) 23.4.1982	
(71) TOKYO SHIBAURA DENKI K.K.	(72) SHIYUHEI KANDA	
(51) Int. Cl. ³ H04N9/497, G11B5/52, H04N9/02, H04N9/491		

11: control section. 12: pattern memory. 13: color information memory. 14: output port

